A Method of Serial Data Clock Domain Crossing Transmission in Geophysical Instruments

نویسندگان

  • Fa-Bao Yan
  • Jian-Xin Liu
  • Yan-Rui Su
چکیده

—Power-consumption reduction, resource optimization and cost reduction are inevitable on geophysical instrument design. We propose a new method for serial data clock domain crossing (CDC) transmission to solve the resource utilization problem of data acquisition interface in geophysical instrument design, combining with the use of digital programmable logic chip FPGA/CPLD. This method changes the usage mode of several simple serial-to-parallel and parallelto-serial converting registers in original design to convert the CDC serial data instead of the traditional FIFO transfer way, which saves FIFO chips or FIFO modules in programmable logic chip resources fundamentally and can realize the same function as traditional design mode. Through long time verification in practical engineering, the method we proposed can be proved to be with reliability, effectiveness and stable operation.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Approximate resistivity and susceptibility mapping from airborne electromagnetic and magnetic data, a case study for a geologically plausible porphyry copper unit in Iran

This paper describes the application of approximate methods to invert airborne magnetic data as well as helicopter-borne frequency domain electromagnetic data in order to retrieve a joint model of magnetic susceptibility and electrical resistivity. The study area located in Semnan province of Iran consists of an arc-shaped porphyry andesite covered by sedimentary units which may have potential ...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Modeling of Jitter Characteristics for the Second Order Bang-Bang CDR

Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...

متن کامل

Finite-Difference Time-Domain Simulation of Light Propagation in 2D Periodic and Quasi-Periodic Photonic Structures

Ultra-short pulse is a promising technology for achieving ultra-high data rate transmission which is required to follow the increased demand of data transport over an optical communication system. Therefore, the propagation of such type of pulses and the effects that it may suffer during its transmission through an optical waveguide has received a great deal of attention in the recent years. We...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • JCM

دوره 10  شماره 

صفحات  -

تاریخ انتشار 2015